Abstract-
INTRODUCTION
Germanium (Ge) based transistor devices are candidates to be integrated in the complementary metal-oxidesemiconductor (CMOS) process flow within the next technology nodes [1] . The increased hole and electron mobility in bulk and strained Ge substrates is one key reason for an increased scientific interest [2] . A lack of suitable interface passivation methodology has hindered the possible use of Ge substrates so far. However, in recent years excellent device performance was shown by improving the passivation properties of high-k/Ge interfaces [3, 4] . This is either achieved by the formation of thin interfacial layers of Si/SiO 2 on top of Ge, resulting in improved interface quality [3] or by introducing a thin interfacial layer of GeO 2 or GeON [4] .
Only recently work on La-based rare-earth passivation of Ge surfaces is shown to yield improved device quality and showed the required scaling potential of metal-oxidesemiconductor (MOS) capacitor structures [5, 6] and MOS field-effect-transistor (MOSFET) devices with equivalent oxide thickness (EOT) well below 1 nm [7, 8] .
In earlier works it was shown that a combination of lanthanum-oxide (La 2 O 3 ) interfacial layers capped by a thin zirconium-oxide (ZrO 2 ) high-k dielectric layer can yield to an excellent surface passivation of the Ge surface in combination with a high overall gate dielectric constant k [8] . It was shown that the presence of thin platinum (Pt) layers during oxygen annealing on top of La 2 O 3 /ZrO 2 gate dielectric yields a decrease of interface trap density down to the mid-10 11 eV -1 cm -2 regime [9] . Furthermore, it was also found that a thin oxygen enriched interfacial layer was formed at the ALD La 2 O 3 to Ge interface. Here, we present a study with a detailed analysis of the composition of the interfacial layer and give a pathway for its possible use in Ge-based MOSFET devices. The results suggest the formation of a La x Ge y O z interfacial layer due to the supply of excessive oxygen during the oxidation treatment. The experiments show that the thickness of this interfacial layer can be effectively controlled by tuning the oxygen annealing time for a given oxygen pressure and temperature. It is shown that an additional reduction annealing improves the electrical performance of the device structure. Additionally, the improvement of interfacial trap density provides a direct link of the formation of a La-based interfacial layer with enhancement of the electrical performance of MOS capacitor structures. Such process pathway allows low interface trap densities down to 3·10 11 eV -1 cm -2 for scalable ALD La 2 O 3 /ZrO 2 gate stacks.
The paper is arranged as follows; in the experimental section II the process flow for the formation of thin capacitor structures by deposition of La 2 O 3 and ZrO 2 dielectrics by ALD on Ge surfaces is discussed. The different oxidizing and reducing post deposition annealing treatments are described. In the result section III the findings by capacitance-voltage (C-V) and conductance-frequency (G-f) analysis for the given oxidizing and reducing annealing treatments performed are summarized. In addition, these results are correlated to X-ray photoelectron spectroscopy (XPS), transmission electron microscopy (TEM), energy-dispersive X-ray spectroscopy (EDX) line scans and electron energy loss spectroscopy (EELS) analysis performed on the gate stacks exposed to the different annealing treatments. Finally, the conclusion section IV is correlating these results to their potential use in Gebased MOSFET devices used in future CMOS technology.
II. EXPERIMENTAL

A. Formation of Gate Stacks
Bulk (100) Ge n-type substrate with resistivity of 6-10 Ω·cm were cleaned by cyclic treatment in deionized water and hydrofluoric acid (1.75%). Samples were dry blown using nitrogen and immediately transferred to the ALD reactor. Subsequently, Atomic Layer Deposition (ALD) was applied to deposit layers of 8 nm or 12 nm La 2 O 3 capped by a layer of 1.5 nm ZrO 2 . The Savannah 100 cross-flow reactor from Cambridge Nanotech was used. The precursors used were the La-precursor tris-(N,N'-diisopropylformamidinate)-lanthanum and the Zr-precursor tetrakis (dimethylamino) zirconium. Nitrogen was used as a purging gas. These precursors were kept at temperatures of 140 °C and 75 °C, respectively. Further information on deposition can be found in Ref. [8, 9] . After the formation of the gate stack a thin Pt layer was deposited by sputter deposition of 5 nm Pt. An annealing treatment in oxygen (O 2 ) atmosphere was performed at atmospheric pressure at temperatures of 450 °C. 10 K/sec was used as the ramp rate for the temperature adjustment. Different annealing times were used from zero sec (sec) to 3600 sec. Some samples were subjected to an annealing treatment in a reducing atmosphere using forming gas (N 2 (90%)/H 2 (10%)) for 30 minutes at 350 °C. Subsequently, Pt gate electrodes were deposited by PVD and structured by Ar sputter etching. Circular gate contact pads with 100 µm diameter were used. Pt back contacts were sputter deposited.
B. Electrical and Structural Characterization of MOS Capacitor structures
For the electrical characterization, C-V and G-f measurements were performed using Keithley's semiconductor characterization system 4200. Equivalent oxide thickness was extracted using the CVC software [10] . The oxide thickness was determined by means of Woolams α-SE ellipsometry setup. XPS analysis was performed using a Specs system. Depth profiles were obtained by sputter-etching the gate stack surface using Ar-ions. XPS spectra were analyzed using CasaXPS software. For investigation of Ge oxidation states the Ge 2p peak position around 1217 eV was analyzed. The procedure is further described in Ref. [9] . Electron energy loss spectroscopy (EELS) and transmission electron microcopy (TEM) analysis were performed using a TECNAI F20, FEI setup.
III. RESULTS AND DISCUSSION
A. Capacitance-Voltage Characterization
First the influence of the oxygen treatment on the process flow is investigated in terms of electrical properties of the electrical gate stacks. A gate stack consisting of 12 nm La 2 O 3 / 1.5 nm ZrO 2 is subjected to different post deposition treatments in presence of a thin 5 nm Pt layer. In Figure 1.(a) -(c) the influence of different annealing treatments using either O 2 annealing at 1 atm and 450 °C or N 2 /H 2 annealing at 1 atm at 350 °C is compared. As a result the stretch out observed in samples of La 2 O 3 /ZrO 2 after "N 2 /H 2 only"-annealing treatment in the C-V curves vanishes even after very short oxygen annealing times of 20 sec. A reduced humping near flatband voltage displays the decrease of electrical active interface traps near the Ge midgap. Furthermore, a reduced hysteresis of ~ 100 mV is found after the oxygen annealing treatment. However, for longer annealing times a reduced oxide capacitance is found. This would limit the scaling potential of the presented approach.
B. Interface trap density and Equivalent Oxide Thickness
To further analyze the trade-off between reduced D it and increased EOT of the presented layer structure of Ge/12 nm La 2 O 3 /1.5 nm ZrO 2 , different oxide annealing times were applied starting from zero sec up to 3600 sec. The results for the different oxidizing and reducing annealing treatments are depicted in Figure 2 . It can be clearly seen that the interface trap density is lowered with longer oxygen annealing times in presence of the thin Pt interfacial layer. Interestingly, the effect of reduced interface trap density is even improved by performing the subsequent N 2 [1] . The respective increase in the EOT obtained from C-V characterization can be seen in Figure 3 . Starting with an EOT of 3.8 nm for the layer structure of 12 nm La 2 O 3 / 1.5 nm ZrO 2 increased EOT's are found in the first 10 to 60 sec of the oxygen annealing treatment from 0.5 to 0.8 nm. 
C. Structural characterization
To analyze in more detail the formation of the interfacial layer at the La 2 O 3 to Ge interface a further compositional analysis is performed. Figure 4 shows the results of depth resolved EELS analysis for the O profile in combination with EDX line scans for Ge, La, Pt and Zr performed at samples with 12 nm La 2 O 3 / 1.5 nm ZrO 2 subjected to an 3600 sec annealing in O 2 at 450 °C. As can be seen from the La and Ge peaks at the interface an intermixed layer is formed. The data of the Ge signal indicates a Ge or GeO [14] in-diffusion into the La 2 O 3 dielectric layer. These results are further supported by results from depth resolved XPS analysis applied for a stack of 8 nm La 2 O 3 / 1.5 nm ZrO 2 subjected to the same oxygen annealing treatment seen in Figure 5 . . In addition, the formation of a lighter contra be seen for long oxygen annealing treatment of 3600 se TEM analysis was performed on stacks of 1 nm ZrO 2 which were treated for either 60 Figure 6 shows the respective results for exposed to the oxygen annealing treatment i thin Pt layer. Comparing the two gate stacks interfacial layer thickness can be observed longer annealing time. The lighter contrast o TEM images also suggests the enrichment in that would be expected in case of in incorporation. This is also consistent w densification in the interlayer as pointed out coworkers [15] . In addition a surface roughe present for long annealing times. 
